sv_port_sim

0.1.0

SvPortSim: Elixir interface for driving Verilated SystemVerilog modules through Ports, with each simulation instance managed as a GenServer.

Current section

Activity

Jump to

Date	Activity
Jun 07, 2026	Publish documentation for release 0.1.0
Jun 07, 2026	Publish release 0.1.0

2 activities of 2 total

mix.exs

rebar.config

Gleam

erlang.mk

Downloads Last 30 days, all versions

this version

13

yesterday

13

last 7 days

13

all time

13

Last Updated

Jun 07, 2026

License

Apache-2.0

Build Tools

mix

Publisher

Search filters

Type any of these into the search box. They can be combined with free text which searches package names and descriptions.

Operator	Description	Example
name:	Match package name. Supports * wildcards and repo/package form	name:phx* or name:hexpm/phoenix
description:	Full-text search of package descriptions	description:auth
depends:	Packages depending on a given package. Supports repo:package form	depends:ecto or depends:hexpm:ecto
build_tool:	Filter by build tool	build_tool:mix
updated_after:	Packages updated after an ISO8601 datetime	updated_after:2025-01-01T00:00:00Z
extra:	Match custom metadata (key,value). Nested keys are separated by commas	extra:license,MIT

Wrap values in double quotes to include spaces, e.g. name:"my package".